- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Error: Can't generate netlist output files because the file "E:/2008-04-01/DDR_71/auk_ddr_hp_controller.vhd" is an OpenCore Plus time-limited file
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Please check you have valid license for DDR SDRAM High Performance Controller and this by default comes with encrypted time limited opencore pluse license so only time limited sof will be generated!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I do not know ,But When I use another IP Core ,It is correctly,It is so complex for me to understand the DDR,and before I have generated DDRII successfully! So i do not think that is the license problem,Could you give me any examples about DDR,thanks!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I certainly see it as license issue, so you would be able to generate time limited sof but not netlist!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have used my workmate's computer to compile ,it is success,How can to know the relatives between the PLL frequency and memory frequency.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page