Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20638 Discussions

What is the main purpose of having option for pipeline and latency in altera LPM IP?

Altera_Forum
Honored Contributor II
995 Views

The arithmatic blocks found in the Altera IP suite e.g the LPM airthmatic blocks, have an option for pipelining and achieving latency for a specific number of clk cycles. 

 

What is the main purpose of this? Does it always help achieve a higher clock frequency?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
217 Views

There are several reasons: 

1. Improving timing performance, especially for LPM divide. The latency will improve it up to a point, but making it longer will not likely make improvements. 

2. Using dedicated multiplers in DSPs 

3. balancing pipelines ie. you have parallel processing pipelines, and you want to make them the same length
0 Kudos
Reply