Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

What is the status of the DATA pins before and after configuration for MAX10?

Kenji_Shimada
Beginner
‎01-07-2025 11:30 PM
534 Views

I want know status of MAX10's pins before and after configration. 

And if the state is pull-up or pull-down,how much the registance? 

Labels (1)
0 Kudos

Link Copied

3 Replies
FvM
Honored Contributor II
‎01-09-2025 03:27 AM
481 Views

Review MAX 10 datasheet, Table 17  Internal Weak Pull-Up Resistor for Intel MAX 10 Devices.

 

 

0 Kudos
Copy link
Fakhrul
Employee
‎01-19-2025 06:31 PM
393 Views

Kenji_Shimada,


You can check the datasheet of MAX 10, Table 7 here. Intel® MAX® 10 FPGA Device Datasheet.


Regards,

Fakhrul


0 Kudos
Copy link
Fakhrul
Employee
‎01-19-2025 06:32 PM
393 Views

We hope all your concerns have been addressed. If you have any new questions, please feel free to open a new thread to receive support from Intel experts. Otherwise, community users will continue to assist you here. Thank you.


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.