Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

What's the means"Verify failed between address .. and .."??

Altera_Forum
Honored Contributor II
‎11-28-2009 02:07 PM
1,252 Views

Hi ! 

I want to know about how Nios-IDE show the information "verify failed between address XX and XX",and why?? 

It verify what??:confused: 

 

 

pofeng
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-28-2009 04:29 PM
417 Views

From the litle info you supply, I guess you are debugging a target and doing a download. After downloading the code, IDE verifies that it actually stored correctly by doing a readback. Somehow it did not store correctly. This can be due to many things. Check that your target is up to date and do pass timing verification. If your hardware is not functioning correctly this could be the result.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-29-2009 12:22 AM
417 Views

I want to know nios_ide verify what then it show me verify failed!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.