Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21608 Discussions

What's the means"Verify failed between address .. and .."??

Altera_Forum
Honored Contributor II
1,231 Views

Hi ! 

I want to know about how Nios-IDE show the information "verify failed between address XX and XX",and why?? 

It verify what??:confused: 

 

 

pofeng
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
396 Views

From the litle info you supply, I guess you are debugging a target and doing a download. After downloading the code, IDE verifies that it actually stored correctly by doing a readback. Somehow it did not store correctly. This can be due to many things. Check that your target is up to date and do pass timing verification. If your hardware is not functioning correctly this could be the result.

0 Kudos
Altera_Forum
Honored Contributor II
396 Views

I want to know nios_ide verify what then it show me verify failed!

0 Kudos
Reply