Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 토론

When does the tRAMP timing begin for Cyclone 5 Power Supplies?

DownInFlames
초급자
5,024 조회수

Hi All,

I am currently designing a power supply setup for a Cyclone 5 FPGA.

In the datasheet, it is stated that if power supplies do not reach operating conditions within the maximum tRAMP time allowed (100ms in my scenario with standard POR delay) the device will remain tri-stated.

My question is, does the tRAMP spec apply to each different supply individually? Or, does it apply to each supply as a whole? e.g. Can I switch on the Vcc supply (ramps within say 10ms) and then wait a few seconds and switch on another supply? Or, must they all turn on within 100ms after the first supply begins to ramp?

The image below is an extract from the datasheet, Figure 10-4 of the Cyclone V Handbook Volume 1, and seems to imply they can be timed individually?

DownInFlames_0-1713745513943.png

 

레이블 (2)
0 포인트
2 응답
Farabi
직원
4,853 조회수

Hello,


Yes, the tRAMP should be counted individually for each power rail. POR(Power One Reset) circuitry is monitoring each of this power rails individually.


regards,

Farabi


0 포인트
Ash_R_Intel
직원
4,848 조회수

Hi,

I hope the query was answered by Farabi to your satisfaction. Hence, I am closing the case. However, it will be open for the community members to comment on.


Thanks and regards


0 포인트
응답