Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Which file is the constraint file using in QUARTUS

Altera_Forum
Honored Contributor II
6,159 Views

I remember the ucf file is used in xilinx ISE,but i'm a newbie in quartus,i think the ucf file is simple and i can change it any time when i want to change the pin assignment or time constraint,so any one can help me or direct me to a step by step manual for quartus project using verilog or vhdl? 

thanks! 

 

chris
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
4,397 Views

Quartus can use multiple constraint files (just like ISE). The main Quartus file is the ".QSF" file. This file contains project settings, pin assignments, etc. For timing analysis, Quartus projects using the TimeQuest timing analyzer use a ".SDC" (synopsys design constraints) file. 

 

The following page contains all Quartus documentation: 

http://www.altera.com/literature/lit-qts.jsp 

Toward the bottom of the page there is a "Getting Started" section. 

 

Jake
0 Kudos
Reply