Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Why is the UFM busy all the time?

Altera_Forum
Honored Contributor II
‎09-11-2007 12:42 AM
1,230 Views

I use MaxII EPM570. After finishing the RDSR, WREN, WRSR and SECTOR-ERASE, i find the status register Bit0 is 1 all the time when i execute RDSR again. If the Bit0 is high, i can do nothing then.  

 

Why the Bit0 is high all the time though i wait for a long time? The Bit0 is low when power up and i execute RDSR at first time. 

 

Thanks very much
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-11-2007 05:39 AM
538 Views

I have solved it.  

 

In Quartus II, i use simulation to simulate the whole process. In the Simulation Report, it uses about 50us to finish the RDSR, WREN, WRSR and SECTOR-ERASE steps. Then I execute RDSR again to find out whether the erase cycle is still in progress. It uses about 500us to finish SECTOR-ERASE step and set Bit0 to 0. Since the time step which i set in simulation is small(about 150ns), i didn't find the termination of SECTOR-ERASE and thought that the Bit0 was always high.  

 

Now, it can work correctly now.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-11-2007 11:09 AM
538 Views

Known issue with me-))

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.