- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, I noticed that the newer FPGA's (Cyclone 10, Arria 10, Stratix 10) do not support 3.3V LVCMOS only 3V IO. Doesn't this limit the number of devices that you can interface with and why did Intel choose 3V IO?
Thanks,
Joe
Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ,
Most of the current devices support 3V LVCMOS that is the reason for the support 3V LVMOS standard.
Regarsd,
RS
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I think we are seeing the beginning of the trend to lower power from 3.3V devices to 2.5V just as we saw the 5V devices move down to the 3.3V devices. Xilinx FPGAs, even the newer ones, still support 3.3V devices. Xilinx FPGAs have High-range pins (1.2V to 3.3V) IO and High-performance pins (1.2V to 1.8V) IO.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page