Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

Writing Cyclone IV on chip RAM

Altera_Forum
Honored Contributor II
1,184 Views

Hi, 

 

I used QSYS to generate a system containing on-chip RAM. I'm having trouble writing data into the RAM. I'm not sure if I just don't understand the proper writing process, but I've just been setting the writedata port to the data I want to write, setting the address port to the address I want to write and then pulsing the write port. I've had no success this this. 

 

I am able to read data from the RAM without any problems so I believe I've ruled out a possible addressing issue. 

 

Any suggestions?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
484 Views

Are you supplying a clock to your on-chip RAM? You mention everything else - which all sounds correct. Present address and data. Then drive 'wren' high for one clock cycle. That will result in the write you want. 

 

Depending on how you've configured your RAM the data you read may not be dependant on a clock, which (might be) why it works. 

 

Regards, 

Alex
0 Kudos
Reply