Writing to EPCS64 EEPROM busy signal

[Altera_Forum]

Greetings, 

 I am currently writing flash image download code for my device and it is taking a serious amount of time to download. I put the operation on signal tap to take a snapshot of what it is doing and I see the data is asserted on the datain line and the wren is active high during this time. the write line pulses and then busy comes on .....for a time that seems to be forever. 640ms to be exact which in fpga land is the length of the precambrian era. Does anyone know why it takes sooooo long to soak the memory? Is there anything I can do to chop the time down?   Thanks

[Altera_Forum]

Does the delay occur when you erase a block? The writing of a byte shouldn't take that long, but the erasing of a block can.

[Altera_Forum]

The busy signal here goes on when the write page is going on

[Altera_Forum]

When you say the busy signal you mean the WIP bit in the status register is set? Can you please verify that you can read out the silicon ID out of the flash with your code?