Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

a simple Avalon Memory Mapped master design

Altera_Forum
Honored Contributor II
‎06-27-2018 02:37 PM
1,028 Views

Hi all , 

 

i want to create a DUT that write and then read the value from the same address with Avalon Memory Mapped protocol 

is there a document that explains the basics of Avalon Memory Mapped protocol or a design that i can use for this task ? 

 

Thanks
0 Kudos

Link Copied

1 Reply
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.