Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
20592 Discussions

a simple Avalon Memory Mapped master design

Altera_Forum
Honored Contributor II
974 Views

Hi all , 

 

i want to create a DUT that write and then read the value from the same address with Avalon Memory Mapped protocol 

is there a document that explains the basics of Avalon Memory Mapped protocol or a design that i can use for this task ? 

 

Thanks
0 Kudos
1 Reply
Reply