Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

adding ROM to code.

Altera_Forum
Honored Contributor II
‎09-12-2013 08:11 AM
1,274 Views

Hello,  

 

We are trying to implement SPI core using verlig code. If rom is not added and with just the core , code is working well. 

 

but when we try to add rom( on-chip memoery in Altera Sopc), we are getting some errors as show in the attachment. 

 

 

 

Can anyone let us know, how to compensate those. 

 

Thanks, 

 

vrv
Preview file
396 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-12-2013 08:50 AM
572 Views

it says that you drive address bus twice (or more) 

 

make sure where address-bus is connected to. 

maybe it is connected to port of on-chip-rom of output.(maybe). 

 

bye bye then.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.