Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

addressing in Nios II processor

Altera_Forum
Honored Contributor II
‎05-24-2017 05:09 AM
1,072 Views

Hello all, 

I want to know about dynamic and native addresses and their alignment in Nios II processor. I do not understand how these addresses are used and incremented for addressing any location in processor and memory. How do I calculate offset for a particular address. Which one is more efficient ? Dynamic or Native? 

Can any one please help me in resolving this issue? :confused: 

Thank You.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-24-2017 12:04 PM
358 Views

Hello Avani27. 

 

Please look at the thread "How the avalon mm slave "address alignment" works?  

Especially the reply by BadOmen. 

 

If you have further questions, please be so kind to narrow down your question so we can help you further. 

 

Best Regards, 

Johi
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.