Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21589 Discussions

altera_avalon_sc_fifo problem

Altera_Forum
Honored Contributor II
‎01-06-2014 08:22 AM
1,106 Views

Hi 

I am using Quartus 13.1, There are two Fir filters and Qsys in my project. It give me a error message when it's compling. Each Fir generated same an altera_avalon_sc_fifo module. How can i solve this? 

 

 

Error (12179): Instance "CPUcore:inst|CPUcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" is ambiguous 

Error (12180): Instance could be entity "altera_avalon_sc_fifo" in file Lib/FIRsl2/altera_avalon_sc_fifo.v compiled in library FIRsl2 

Error (12180): Instance could be entity "altera_avalon_sc_fifo" in file Lib/FIRsl1/altera_avalon_sc_fifo.v compiled in library FIRsl1 

 

 

 

 

Thanks for your help.

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.