Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18638 Discussions

anyone explain the flash programming setting for arria 10, part number 10AX115S2F45I1SG,

appu_123
New Contributor I
828 Views

i want know flash programming configuration for arria 10 board, part number 10AX115S2F45I1SG, 

1 Solution
BoonBengT_Intel
Moderator
584 Views

Hi @appu_123,

Thank you for posting and sharing the finding in Intel community forum, hope this message find you well and apologies for the delayed in response.
Per understanding from the previous conversation, please do refer to the following steps here that will bring you through on generating the hex files.
Hope that helps to clarify.

Best Wishes
BB

View solution in original post

18 Replies
JohnT_Intel
Employee
817 Views

Hi,


May I know which flash are you referring to?


If you would like to understand what configuration is supported in Arria 10 then I would recommend you to check https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/arria-10/a10_handbook.pd... Chapter 7.


appu_123
New Contributor I
791 Views

Flash EPCQL1024,

Ashwi_0-1614510854929.png

please tell me how to assign start address foe .sof and .hex file.

JohnT_Intel
Employee
785 Views

Hi,


From the picture provided, you are using Active Serial programming. You may refer to https://www.intel.com/content/www/us/en/programmable/documentation/iga1446487888057.html#fwl14799123... Chapter 5.2.3.3.3 on how to set the memory addressing.


appu_123
New Contributor I
781 Views

Hi @JohnT_Intel 

Thanks,


according to handbook i updated my project, still it is showing same  error.

 

is there any example project related to  remote update generic flash serial for arria 10 part number 10AX115S2F45I1SG and EPCQL1024 flash. 

 

JohnT_Intel
Employee
764 Views

Hi,


May I know what is the error observed? The reason is that the image is very blur.


appu_123
New Contributor I
762 Views

Hii @JohnT_Intel @n_scott_pearson

Thanks for replying

1.Here the issue is how to generate .hex file (if i generate .hex file with the nios tool, while generating .jic file Quartus tool is telling like address overlap with 0x0000_00F0).

2. What should be the address for Nios IP and generic serial IP for reset vector.

3.what should be written in main.c (nios II SBT) to connect remote terminal

4. how to connect remote teminal our project

Thanks @JohnT_Intel 

 

Below i attached my project arria 10 (part number : 10AX115S2F45I1SG and flash EPCQL1024)

JohnT_Intel
Employee
756 Views

Hi,


May I know which HEX file should I used? I try both the hex file in software\arria10\mem_init folder and it is telling me that there is overlap data inside the hex file.


appu_123
New Contributor I
755 Views

Hi @JohnT_Intel 

Thanks,

yes with that both file i am geting same error like

Ashwi_0-1614747943569.pngAshwi_1-1614747962663.png

 


i am also facing same issue, i am not able to solve. can u tell me how to generate proper .hex file with nios

appu_123
New Contributor I
750 Views

Hi @JohnT_Intel 

Thanks,

community.intel.com/t5/FPGA-SoC-And-CPLD-Boards-And/Arria-10-gx-remote-upgrade-generic-flash-access-using-flash/m-p/1260855#M19387

what ever projet you give that project is not having nois ip and generic flash and remote ip also.

If i tried upgrade 18.1 quartus it is showing error in the ip upgradation

BoonBengT_Intel
Moderator
585 Views

Hi @appu_123,

Thank you for posting and sharing the finding in Intel community forum, hope this message find you well and apologies for the delayed in response.
Per understanding from the previous conversation, please do refer to the following steps here that will bring you through on generating the hex files.
Hope that helps to clarify.

Best Wishes
BB

appu_123
New Contributor I
560 Views

hi @BoonBengT_Intel , @JohnT_Intel 

 

Ashwi_0-1619590865162.png

 

here is the new updatation. Remote IP and Nios Ip  also added.

after programing the jic to flash epcql1024 . fpga board it self not boading it showing red error led. 

below i added my project can u please check that one update.

JohnT_Intel
Employee
557 Views

Hi,

I do not observed any attachment.

1. May I know if you are using Quartus Programmer to program the jic file?

2. When you mention not booting, is it the FPGA not configured successfully or the Nios II not booting successfully?

appu_123
New Contributor I
554 Views

@JohnT_Intel @BoonBengT_Intel 
just now updated one attachmenet plaese check that one and yes for remote upgrad we used .rpd file which generated form .jic (sof + hex file) . when i tried upgrade flash with .rpd file with the external tool like remote terminal/uart terminal fpga glowing with red led after powering on.

appu_123
New Contributor I
559 Views

@JohnT_Intel 

part number is : 10AX115S2F45I1SG and flash epcql1024

JohnT_Intel
Employee
552 Views

Hi,

 

May I know which address do you start writing into the flash? If you are writing into address 0x0 of the flash then it will not work. You will need write to address 0x20 of the flash.

Do you generate with Little Endian or Big Endian? You can change the rpd endian through the Option setting.

appu_123
New Contributor I
551 Views

@JohnT_Intel 
address : 0x20 of the flash and little endian used while generating .rpd file

JohnT_Intel
Employee
550 Views

Hi,


Can you try to generate big endian and see if the issue is resolved? If it is still not resolved, could you help to read the flash content?

appu_123
New Contributor I
509 Views

hi @JohnT_Intel 

thank you for ur reply,

I tried with big endian also same issue i am facing

Reply