Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

apper "does not have byteenables" when customize a IP ?

Altera_Forum
Honored Contributor II
‎04-23-2013 02:27 PM
1,100 Views

Warning: cpu_0.data_master/Altera_UP_Avalon_Character_LCD_0.avalon_slave_0: Altera_UP_Avalon_Character_LCD_0.avalon_slave_0 does not have byteenables. Narrow (less than 32-bit) writes from cpu_0.data_master will result in spurious writes to Altera_UP_Avalon_Character_LCD_0.avalon_slave_0 

 

when I use several files in altera_up_avalon_character_lcd floder of University_Program to customize this IP , Appear the above problems, can anyone help me? Thank you very much!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-24-2013 01:41 PM
422 Views

It isn't a problem, it is just a warning. If you plan to always do 32-bit access to the component then you won't have any problems. If not, then you will have to add the byte enable signals to the Avalon MM slave interface and use them.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.