Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21589 ディスカッション

arria10 ddr3 vref mistake

cepni
ビギナー
825件の閲覧回数

hi,

 

ddr3 interface connected 3A and 3B banks, Vref3a and vreg3b pins connected 0V(ground). Can I use internal Vref voltage reference ?

0 件の賞賛
1 解決策
AdzimZM_Intel
従業員
809件の閲覧回数

Hello,


Thank you for using Intel Community.

I am Adzim, application engineer will help you on this topic.


The ddr3 interface required the Vref connection for the data pins only.

You should refer to Quartus compilation report on which IO bank that required the Vref connection.


"Can I use internal Vref voltage reference ?"

  • Yes you should be able to use that.


Regards,

Adzim


元の投稿で解決策を見る

5 返答(返信)
AdzimZM_Intel
従業員
810件の閲覧回数

Hello,


Thank you for using Intel Community.

I am Adzim, application engineer will help you on this topic.


The ddr3 interface required the Vref connection for the data pins only.

You should refer to Quartus compilation report on which IO bank that required the Vref connection.


"Can I use internal Vref voltage reference ?"

  • Yes you should be able to use that.


Regards,

Adzim


cepni
ビギナー
786件の閲覧回数

Hi Adzim,

 

Thanks a lot 

FvM
名誉コントリビューター II
774件の閲覧回数

Not sure about the solution. According to Arria 10 handbook, internal Vref is only supported for POD12 (DDR4) IO-standard.

AdzimZM_Intel
従業員
745件の閲覧回数

Hello,


There was a mistake in my previous reply.

The DDR3 interface has some pins that required the Vref connection.

The connection must be used from the external Vref.



AdzimZM_Intel
従業員
730件の閲覧回数

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


返信