Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20964 Discussions

arria10 ddr3 vref mistake

cepni
Beginner
542 Views

hi,

 

ddr3 interface connected 3A and 3B banks, Vref3a and vreg3b pins connected 0V(ground). Can I use internal Vref voltage reference ?

0 Kudos
1 Solution
AdzimZM_Intel
Employee
526 Views

Hello,


Thank you for using Intel Community.

I am Adzim, application engineer will help you on this topic.


The ddr3 interface required the Vref connection for the data pins only.

You should refer to Quartus compilation report on which IO bank that required the Vref connection.


"Can I use internal Vref voltage reference ?"

  • Yes you should be able to use that.


Regards,

Adzim


View solution in original post

0 Kudos
5 Replies
AdzimZM_Intel
Employee
527 Views

Hello,


Thank you for using Intel Community.

I am Adzim, application engineer will help you on this topic.


The ddr3 interface required the Vref connection for the data pins only.

You should refer to Quartus compilation report on which IO bank that required the Vref connection.


"Can I use internal Vref voltage reference ?"

  • Yes you should be able to use that.


Regards,

Adzim


0 Kudos
cepni
Beginner
503 Views

Hi Adzim,

 

Thanks a lot 

0 Kudos
FvM
Honored Contributor I
491 Views

Not sure about the solution. According to Arria 10 handbook, internal Vref is only supported for POD12 (DDR4) IO-standard.

0 Kudos
AdzimZM_Intel
Employee
462 Views

Hello,


There was a mistake in my previous reply.

The DDR3 interface has some pins that required the Vref connection.

The connection must be used from the external Vref.



0 Kudos
AdzimZM_Intel
Employee
447 Views

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


0 Kudos
Reply