Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

How to connect an FPGA input port to QSYS pio inout port

Reconfigure FPGA another using NIOS II SoC

Max 2 IC occasionally gets destroyed

Fractional PLL reconfiguration

FPGA power managment

clock select for internal FPGA logic

Licensing Issues

Arria V GZ FPGA firmaware modification for an ADC application

max v ports at power upMany thanks.

how to configure fpga from CFI flash

arriaII GX DDR3 ODT drive strength (altmemphy)

3.3V clock input on ddr3 i/o bank

Arria 10 SoC HPS external memory interface

Stratix III DSP kit low frequency HSMC AD/DA card

Critical warning in the PLL

Featured Content

Agilex 3 GTS PCIe IP missing

Issue with Pixel Buffer DMA AVMM -> AXI connection on DE25-Standard (Agilex5)

Quartus 25.1.1 Pro Fitter Error with Agilex3

Re: LVDS pin detail on Arria 10

Re: Download speed