Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

causing damage on VCCA_PLL pins of EP3SE50

Altera_Forum
Honored Contributor II
‎01-14-2011 07:24 PM
1,058 Views

Hi, 

 

We have a EP3SE50-based design and we have found 3 failing boards out of 25 tested so far, where one of VCCA_PLL pins gets internally shorted after power up. In the design, all VCCA_PLL pins are powered up. What can possibly cause such damage? 

 

We have monitored ramp up of different FPGA voltages and they seem to be fine.  

Any advice? 

 

Mandana
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-14-2011 09:40 PM
377 Views

shorts and opens are said to normally be electrical over stress: 

 

http://www.altera.com/support/devices/dvs-failure_analysis.html
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.