Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

MAX II JTAG pins for I/O logic

Altera_Forum
Honored Contributor II
‎01-14-2011 03:33 PM
1,138 Views

Hi, 

I've been wondering is it possible to use the JTAG port on MAX II CPLD to perform at the same time programming and usage of the pins for custom logic? 

The problem is that I have to use a 4 pin connector + the supply voltages for both programming and communication with the CPLD. 

 

So, any suggestions? 

Thanks in advance 

 

Best regards, 

VT
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-14-2011 09:07 PM
421 Views

You can connect 2 to 4 user pins in parallel to the JTAG pins and run a user protocol, that keeps the JTAG interface inactive, e.g. by not toggling TCK low. The user logic must keep the output pin tri-stated when it's idle and must not activate during normal JTAG operation. A 2 wire UART interface would be an option.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.