Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20824 Discussions

clkp and clkn inputs in Intel FPGAs

gyuunyuu
New Contributor II
1,269 Views

The clkp and clkn can be used to insert a differential clock signal into the FPGA. My question is, can we have 2 separate independent single ended clock signals being input into the FPGA on these two pins or just one single ended clock on either of them?

 

This question is specifically about MAX 10 and Cyclone 10 LP.

0 Kudos
3 Replies
Ash_R_Intel
Employee
1,254 Views

Hi,


Yes, it is possible to use both P and N pins as independent single-ended clock inputs, in MAX 10 and Cyclone 10 LP devices.


Regards.


0 Kudos
gyuunyuu
New Contributor II
1,248 Views

The different dedicated clock pins feed different GLCK networks. Is the fitter able to link different GCLK networks together so a single pin can feed the whole device? How does it achieve this?

Also, why does fitter allow user to use general purpose I/O pin to input a clock signal?

0 Kudos
Ash_R_Intel
Employee
1,234 Views

GCLK networks are capable driving the entire device. Please refer below documentations:


MAX 10 GCLK network:

https://www.intel.com/content/www/us/en/programmable/documentation/mcn1395213337540.html#mcn1395215177640


Cyclone 10 LP GCLK network:

https://www.intel.com/content/www/us/en/programmable/documentation/sxm1481253171919.html#usl1489986081778


Regards.




Reply