Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

clock gating in FPGA

Altera_Forum
Honored Contributor II
1,810 Views

Hi, 

 

I want to do clock gating in a design targetted for FPGA. 

The design was intially build for ASIC which have custom clock gating cells (latch based). 

I need to synthesize this design in Altera Stratix FPGA. 

 

Should i replace this clock gating cells with FPGA clock gating cells. If yes, please let me know how to take this forward. 

 

Regards, 

freak
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
920 Views

Yes, you should. 

 

In Altera FPGAs, use a ALT_CLKCTRL block for clock gating or clock multiplexing.
0 Kudos
Altera_Forum
Honored Contributor II
920 Views

Hi, 

 

Thanks for the reply. 

Can you please share the rtl, or please let me know from where can i get this code. 

 

Regards, 

Jaseel
0 Kudos
Altera_Forum
Honored Contributor II
920 Views
0 Kudos
Reply