Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

clock_sink

Altera_Forum
Honored Contributor II
‎04-12-2010 07:44 AM
1,283 Views

Hi, 

Can anyone tell me the defirrence between the clk in reset_clock and the clk in clock_sink in Components editor?Is the clk in clock_sink outside the Avalone Interface? 

LiuJN
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-13-2010 06:18 AM
381 Views

I guess you have this because you created two clock interfaces.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.