Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

cyclone 5 transceiver时钟,出现很多Quartus fitter error

Belinda_enclustra
556 Views

请问cyclone 5有没有通过fPLL(altera PLL ip)生成transceiver时钟,好像这个模式会出现很多Quartus fitter error, 有没有用的IP是 Transceiver Native PHY Intel Cyclone V

Labels (1)
0 Kudos
2 Replies
ZiYing_Intel
Employee
510 Views

Hi,

 

You may generate the transceiver clock through fpll. For further information, you may refer to link below, https://www.intel.com/content/www/us/en/docs/programmable/683586/current/internal-clocking.html

 

Best regards,

Zi Ying


0 Kudos
ZiYing_Intel
Employee
462 Views

Hi,


Since no hear any feedback from you, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.


Best regards,

zying


0 Kudos
Reply