- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi,
in my current project i am using ep3c25q240c8 fpga. in the data sheet the i found totally 24k logic elements are available in that chip. i want to design a 21k ram memory and also some other logic. is it possible to design the above constraints within the available LE's. can anyone help me?. other wise can use the internal ram for my design?.Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
EP3C25 has 66 M9K RAM blocks respectively about 600 kBit of embedded RAM. If your RAM memory can use embedded RAM, it would also fit an EP3C5.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If you use the dedicated Altera RAM megafunctions (e.g. the basic ALTSYNCRAM or LP_RAM_DP) your design will automatically use the internal RAM. In this way all the FPGA LEs will be available for your additional logic.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page