Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21323 Discussions

design getting optimized

Altera_Forum
Honored Contributor II
‎10-14-2010 07:51 PM
1,012 Views

Hi all, 

 

I have a small circuit with chain of 5 inverters connected back to back. I need to systhesize this circuit as it is. But synthesis tool actually removes 4 inverters (may be it thinks its redundant ) . Is there a way I can tell the synthesis tool not to optimize for it? Please throw some ideas of how to do it. 

 

Thanks 

sirinalm
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-14-2010 09:35 PM
314 Views

look up synthesis keep attribute

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.