different clock handling in simulation and real CPLD --> error: its ok

[Niko3]

Hi,

I believed to have found a difference between simulation and real chip behaviour. It was a mistake of mine. sorry

This post can be deleted.

[TingJiangT_Intel · Accepted solution]

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.