Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19332 Discussions

drive the input pins during the power-up/down sequence

Altera_Forum
Honored Contributor II
800 Views

Hi,  

Can I set the output of the external, peripheral chips(connected to the FPGA Arria10) in the in the VCCIO-GND voltage range during the power-up/down sequence for LVDS Banks? 

Can I set the output of the external, peripheral chips(connected to the FPGA Arria10) in the in the VCCIO-GND voltage range during the power-up/down sequence for 3V Banks?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
86 Views

Hi, 

 

You can find the information from the "Intel® Arria® 10 Core Fabric and General Purpose I/Os Handbook". 

Refer Table:124  

https://www.altera.com/en_us/pdfs/literature/hb/arria-10/a10_handbook.pdf 

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance. 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Altera_Forum
Honored Contributor II
86 Views

the table 124 shows: 

1. 3VIO banks - Tristate.  

Is it necessary to install this mode(Tristate) on the outputs of the external, peripheral chips without pull-up or pull-down resistors?  

Is it necessary to install this mode(Tristate) on the outputs of the external, peripheral chips if the VCCIO=1.8V? 

2. LVDS I/O banks - Drive to GND or Drive to VCCIO. Why can't these contacts be drived in the VCCIO-GND voltage range?
Reply