error 10482

Altera_Forum · ‎10-10-2011

I'm writing my vhdl code for a lab assignment. When I try to simulate, I get this error and don't understand what it means: Error (10482): VHDL error at LW6.vhd(15): object "down" is used but not declared

port( DHC : in bit_vector(2 down to 0);

LEG7: out bit_vector(6 down to 0);

RSEG7: out bit_vector(6 down to 0);

I, J, A, B, SONIC : out bit );

end entity LW6;

Any help appreciated,

Steve

Altera_Forum · ‎10-10-2011

--- Quote Start ---

bit_vector(2 down to 0);

--- Quote End ---

Review your VHDL text book or a Altera Quartus example. You should write downto not down to.