Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

error

Altera_Forum
Honored Contributor II
‎09-20-2010 04:39 AM
1,142 Views

hi! 

 

i am using NIOS II IDE! when i build one project, i get a problem is: 

ld: section .reset [00000020 -> 00000043] overlaps section .exceptions [00000020 -> 000002ef] 

 

please help me!!!! 

thanks
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎09-26-2010 07:33 AM
433 Views

the message is too short. please make it in detail.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-26-2010 03:55 PM
433 Views

On the SOPC page, use the option to automatically assign system addresses. It's under one of the menu options at the top of the page.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-26-2010 11:50 PM
433 Views

you'd detter check your reset address and exceptions address .

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.