- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
i am trying to make a uart communication between my FPGA board(DEV0-CV) and esp8266(WIFI module). according to my simulation the UART implementation is working good and i can see the right results. when i upload the design in the FPGA i dont get the right rx data , i tried to debug the design using the logical analyzer and signal tap II but i didnt reach any thing. i have been debuging for almost a month and half without getting any results. i will be really happy if someone would help me. N:B i attached the code just if you want to look at it. regardsLink Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page