Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Объявления
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Обсуждение

explain avalon ST interface with packet transfer example

Altera_Forum
Почетный участник II
2 271Просмотр.

i read in Avalon Spec but i have doubts in streaming interface topic. In streaming interfacing topic there is a sub topic of packet transfer. SO i want to know that if I want to transfer only one byte in one channel than can I set Startofpacket and Endofpacket high for the same clock Cycle? for more information please find the attached document , page number 25, figure no. 10. :confused::confused::confused:

0 баллов
2 Ответы
Altera_Forum
Почетный участник II
709Просмотр.

A better document to use for Avalon info would be this: 

 

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/manual/mnl_avalon_spec.pdf 

 

As stated there, sop and eop can be on the same cycle.
Altera_Forum
Почетный участник II
709Просмотр.

 

--- Quote Start ---  

A better document to use for Avalon info would be this: 

 

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/manual/mnl_avalon_spec.pdf 

 

As stated there, sop and eop can be on the same cycle. 

--- Quote End ---  

 

 

thank you very much sir for your reply. i got it.
Ответить