Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

fPLL loose lock debug help request

SJadh1
Beginner
‎02-01-2019 07:29 AM
1,479 Views

Hello,

 

I am using Arria 10 GX FPGA Development board.

 

I am debugging a fPLL lock issue.

 

In current design fPLL instance gets reference clock from the recovered clock of transceiver.

CDR block of transceiver is configured for manual mode.

Currently I am manually setting CDR block to LTR mode. I do see expected and stable recovered clock.

 

But unable to get fPLL locked to this recovered clock.

Any help as to debug will be really helpful.

 

Thanks & Regards,

Sachin Jadhav

0 Kudos

Link Copied

1 Reply
SreekumarR_G_Intel
Employee
‎02-04-2019 06:47 AM
670 Views
Hello Sachin, Can you check the pll_cal_busy status ? if it is High can you disable the cal and check the same? Also can you send me the fPLL setting with input and output Frequency ? Thank you, Regards, Sree
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.