Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18982 Discussions

for Stratix 10 HPS EMIF address/command pins OCT disable?

JArnw
Beginner
199 Views

Is there a way to turn off the OCT for Stratix 10 HPS EMIF address/command pins? If the slew rate for these pins is changed to slow a error appears stating that the OCT must be turned off "if possible". Is it possible to turn off the OCT for Stx 10 HPS EMIF address/command pins?

0 Kudos
1 Reply
NurAida_A_Intel
Employee
91 Views

Hi,

 

Thank you for using Intel Community.

 

Slow slew rate is only supported without using on-chip termination (OCT), either calibrated or non-calibrated. You need to disable the output termination when enabling slow slew rate.

Kindly refer to KDB link below on how to implement slow slew rate manually. This is for Arria 10 family but also applicable for Stratix 10.

 

KDB link --> https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...

 

Hope this helps. 😊

 

Thanks

 

Regards,

Aida

Reply