- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi,
what do combinational nodes mean ? can anyone brief on this. thanksLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I know this is probably too late, but perhaps someone else will find use in this.
A node represents a wire carrying a signal that travels between different logical components of a design file.
In Verilog HDL, nodes are called "nets."
"Combinational" refers to the logic type that drives the node.
Combinational logic feeds the node or group, for example, an AND gate.
Source:
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page