Community
cancel
Showing results for 
Search instead for 
Did you mean: 
CShek1
Novice
815 Views

hello sir can u help me, i am displaying 3 digits using seven segment display, everything is done i got output(used verilog HDL code) but the problem is during power up it is reset to "000". previous values are not stored. so what is the solution

 
0 Kudos
3 Replies
Tricky
New Contributor II
68 Views

FPGAs are volatile, so state is always lost on reset

CShek1
Novice
68 Views

k thank you for reply, but what is the solution sir.,

Tricky
New Contributor II
68 Views

What are you trying to do? Why do you need to retain state after power down?​

Reply