FPGAs are volatile, so state is always lost on reset
k thank you for reply, but what is the solution sir.,
What are you trying to do? Why do you need to retain state after power down?
For more complete information about compiler optimizations, see our Optimization Notice.