Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18494 Discussions

how about to generate a reset using a counter enabled by the locked signal of the pll ?

zlan01
Beginner
250 Views

how about to generate a reset using a counter ,beginning to work when the locked signal of the pll is high, can the machinism run properly ?

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
80 Views

yes it will work ,

Reply