Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19343 Discussions

how to instantiate the Altera v17.0 pll in the verilog file.can i get the instantiation code.

JGeor12
Beginner
255 Views
 
0 Kudos
2 Replies
ak6dn
Valued Contributor III
104 Views

Do you use the Tools / IP_Catalog MegaWizard to generate the PLL configuration in the QuartusII tool?

If not, you should.

It can generate a template Verilog instantiation file for you.

Vicky1
Employee
104 Views

Hi,

Correct, Please check the 'Generate' Menu of Platform Designer-> 'Show Instantiate Template' as shown below & provide the 'Top level design signals/wires for instantiation inside braces as highlighted, Template my vary depends on PLL configuration.

PLL_Inst.JPG

For IP Catalog,

IP Catlog.JPG

Regards,

Vicky

Reply