Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

how can I get finer delay in stx2gx?

Altera_Forum
Honored Contributor II
‎04-20-2009 04:00 PM
994 Views

The PLL phase shift max resolution is 125ps, which is 1/8 of the fastest allowed VCO range I assume. But I am needing a finer delay in the order of 10ps. I think V5 DCM might be able to do it. Can it be implemented in Stratix II GX? 

 

Thanks a bunch, :)  

 

ak
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.