Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

how to change the alt_timestamp counter size to 64 bit

Altera_Forum
Honored Contributor II
‎01-08-2010 04:03 AM
1,141 Views

The default counter size for alt_timestamp() is 32 bit and the counter will overflow when it reaches count beyond 2^32. 

 

How do i change it to count up to 64 bit? I have changed both the system clock timer core and timestamp timer core counter size to 64 bit in the SOPC builder and regenerated the whole system.  

 

What else do i have to modify? Do i have to modify the h headers? 

 

Thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-08-2010 04:23 AM
449 Views

Do i have to define anything in system.h?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.