Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 讨论

how to drive USER_LED on max v 5m570 CPLD dev board

ez30
初学者
1,643 次查看

Hi, 

Just started to program CPLD for the first time. I saw from schematics USER_LED0 is tied to P4 and USER_LED1 is tired to R1.  So, in the pin assignment, I assign output to PIN_P4, and output is driven to GND. After programming, the LEDs are still on. anything missing? thanks

0 项奖励
3 回复数
NurAiman_M_Intel
1,624 次查看

Hi,

 

Thank you for contacting Intel community.

 

Do you mean you refer to MAX V CPLD Dev board reference manual? Below table shows the description for the LED.  Driving a logic 1
on the I/O port turns off the LED.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/rm_maxv_cpld_dev_board.pdf

 

NurAiman_M_Intel_0-1624004427675.png

Regards,

Aiman

 

0 项奖励
ez30
初学者
1,579 次查看
0 项奖励
NurAiman_M_Intel
1,605 次查看

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


0 项奖励
回复