Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

how to generate a interesting clock

Altera_Forum
Honored Contributor II
1,174 Views

hello  

if there is a clock clk1 ,how to generate another clock clk2 which runs at the same frequecy but always keeps strickly 180 degree phase difference from clk1 

my altera's version 12.0  

device ep1c6 240c7n
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
476 Views

Maybe with a pll?

0 Kudos
Altera_Forum
Honored Contributor II
476 Views

You can invert a clock at any place in your design hierarchy, Quartus will know how to treat it.

0 Kudos
Altera_Forum
Honored Contributor II
476 Views

use an inverter

0 Kudos
Reply