Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21422 Discussions

how to reduce clk on max v 5m570 CPLD dev board

ez30
Beginner
‎07-25-2021 11:21 PM
697 Views

Hi, 

the clk I can use on this board is 10M. So to reduce it to like 1M/1K? 

 

thanks

 

0 Kudos

Link Copied

2 Replies
Ash_R_Intel
Employee
‎07-28-2021 02:36 AM
680 Views

Hi,


You can write a HDL code for divider circuitry, but implementation will depend upon the available resources in the CPLD.


Regards


0 Kudos
Copy link
Ash_R_Intel
Employee
‎01-30-2022 09:55 PM
604 Views

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.