Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21618 Discussions

interface ADC0804

Altera_Forum
Honored Contributor II
‎09-13-2012 02:16 PM
1,101 Views

Hello Folks, 

I am trying to interface the ADC0804, 8-bit output to 8 input pins of a CPLD. I intend to provide 1MHz clock frequency to the ADC and use a system clock for the CPLD at a lower frequency say 500 kHz. The reasoning bieng the ADC will have plenty of time to change its value within a system clock cycle. I have looked at the control steps for the ADC and have attempted to initiate a start conversion cycle. Could someone please let me know if I am going about this correctly. Thank you in advance. The code is not complete as it does not read the value yet. I have to convert the crystal frequency of 25MHz into a squarewave in code. 

 

Jag.
Preview file
1 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.