We are running into an issue with Arria 10 SoC FPGA (10AS066N2).
We have two LED enable signals on pin J26 and D25 on bank 2K. It is the same bank that HPS DDR4 resides.
1. we have no problem to turn on and off both LED with FPGA only project(no HPS)
2. however we can only control one of the LED enabled from pin D25 with the project that has both HPS and FPGA.
Any ideas. Thank you.
For more complete information about compiler optimizations, see our Optimization Notice.