Hi, I have this issue with net that drives out to destinations other than the specified I/O.
i saw it also on the EMIF DDR3 Intel sample design i generated ..
it happened when instantiation in the TOP during synthesis and analysis.
the OCT logic cant drive the I/O buffer for impedance calibration .
tried 8 OCT bus vs signal but that did not help too.
no signal tap in the design . below the error . what can be the cause for that ?
do you know solution ?
Error(17044): Illegal connection on I/O input buffer primitive sys|emif_c10_0|emif_c10_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst.b|cal_oct.ibuf. Source I/O pin sys|emif_c10_0|emif_c10_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst.b|cal_oct.obuf drives out to destinations other than the specified I/O input buffer primitive. Modify your design so the specified source I/O pin drives only the specified I/O input buffer primitive.
Can you please elaborate what you are trying to achieve when you say "net that drives out to destinations other than the specified I/O"?
A pad pin of the FPGA is hardwired to an input buffer. It cannot drive the internal FPGA core logic directly. So make sure that you are not inserting any logic in between the pad and the buffer.
To enable OCT for differential pins, you can enable it in the Pin planner or in the .qsf file.
Thanks for answering.
pls see attached screen shot of the issue.
the qsys of the example design ed_synth works ok but when putting it on a simple top i get the below error.
The error i get is :
Error(17044): Illegal connection on I/O input buffer primitive u0|pci_ddr_emif_0|pci_ddr_emif_0|arch|arch_inst|bufs_inst|gen_mem_dqs.inst.b|cal_oct.ibuf. Source I/O pin .
no , you are right , one of them was not connected on top.
It now does analysis ok.
One pin in the top was not defined .
The error message is 'complicated' but solution is simple.