Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

m9k memory block reading in cyclone3

Altera_Forum
Honored Contributor II
‎07-14-2009 04:12 AM
1,068 Views

hi 

i created ram with two ports (one read and one write) in cyclone3 using quartus. while reading data from ram ,read data is changing only at the end of address in simulation,ie 0 location data is appearing at 1st location, 

please help me any one 

with regards
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-14-2009 01:35 PM
395 Views

 

--- Quote Start ---  

reading data from ram ,read data is changing only at the end of address in simulation,ie 0 location data is appearing at 1st location 

--- Quote End ---  

 

 

This is normal as the address and data of the RAM blocks from the MegaWizard are registered by the clock. This means that there is a delay of one clock cycle before you see the result of a specific address during a read cycle. 

 

When you also add registers at the output, the delay will be two clock periods.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.