Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

m9k memory block reading in cyclone3

Altera_Forum
Honored Contributor II
‎07-14-2009 04:11 AM
1,129 Views

hi 

i created ram with two ports (one read and one write) in cyclone3 using quartus. while reading data from ram ,read data is changing only at the end of address in simulation,ie 0 location data is appearing at 1st location, 

please help me any one 

with regards
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-14-2009 01:33 PM
469 Views

 

--- Quote Start ---  

hi 

file:///C:/Users/psg/AppData/Local/Temp/moz-screenshot-5.jpg  

--- Quote End ---  

 

 

You refer to a picture on your local drive, which other people on the alteraforum can not access.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.